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A binary relation inference network(BRIN) is a connectionist network which is a 
type of neural network. For the traditional neural network, the weights in the links 
have to be found with a learning process. However, for BRIN, each computational unit 
likes a neuron. They connected to each other. The weights in the links is pre-defined by 
one. The structure of the computational unit is defined based on the problem domain. 
Most of previous works on optimization problems are sequential or synchronous par-
allel algorithm which have a polynomial time dependence on the problem size. However, 
the BRIN shows promise in obtaining the global optimal solution in a time independent 
of the problem size. The BRIN for minimax path problem has been implemented using 
commercial analog IC components and voltage-mode approach for the VLSI implemen-
tation. The limiting factors of the performance of analog and VLSI implementation 
circuit are discussed. 
Also, current-mode approach of the VLSI implementation of BRIN for minimum 
path problem is investigated. Practically, the current-mode BRIN has been shown to 
give comparable performance to the conventional voltage-mode circuits, with a signi-
fication reduction in circuit complexity, component counts, the chip size and power 
consumption. However, the nonlinear errors insider the circuit are existed. 
In order to correct the error, a neural network approach is proposed for error com-
pensation of a class of optimization circuit which was previously derived based on the 
BRIN for minimax path problems. As the unknown and unmodeled errors in the cir-
ii 
cuit, three different learning models for error correction are constructed. The basic 
architecture and the assumption of each model are described. A feed-forward neural 
network with different learning algorithms and a radial basis function network have 
been investigated. Experimental results on a simple three nodes network show that 
signification reduction of error is possible. The comparative advantages of each model 
are presented. 
The precision limited INTEL 80170NX Electrically Trainable Analog Neural Net-
i 
work is integrated with the actual prototype circuit board using commercial analog IC. 
As they are integrated in parallel processing, the convergence time of the BRIN should 
be bounded by max{Thrin,Tintel} which Tbrin and Tjntei are the time required for con-
vergence of BRIN and analog neural network inside the chip respectively. Signification 
of reduction of error using the precision limited analog neural network chip is possible. 
In addition to the BRIN solution the minimax path problem, the different forms 
of BRIN solution of transitive closure has been investigated. It is very interesting to 
look at convergence behavior of the network which implemented in different forms. The 
network was built by the commercial analog components and current-mode approach. 
Owing to the different building block, the convergence behaviors is different. 
Besides, this two path problems, the critical path problem is considered. For the 
direct acyclic graph critical path problem, the BRIN solution has been implemented 
using the commercial analog IC components and current-mode approach. It has many 
similar properties with that of minimax path problem as they use the same building 
block. Experimental results show that neural network compensation of these circuits 
are required. 
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Rapid advances in neural sciences and very large scaled integrated (VLSI) design tech-
nologies have provided an excellent means to boost the computational capability and 
efficiency of data and signal processing tasks by several orders of magnitude. With 
massively parallel processing capabilities, artificial neural networks can be used to solve 
many engineering and scientific problems. Due to the optimized data communication 
structure for artificial intelligence applications, a neurocomputer is considered as the 
most promising sixth-generation computing machine. Typical applications of artificial 
•r 
neural networks include associative memory [30], image processing [8, 54, 40], pattern 
recognition [68, 47, 23, 1, 75, 85], intelligent robot control [80], machine vision [3], 
financial analysis [2, 76] and applications [86] nuclear science [12] etc. 
Generally, artificial neural networks are composed of massively parallel architec-
tures. They process the large quantity of information in analogue values, and solve 
1 
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varieties of ill-defined or computation-intensive signal processing tasks. Also each neu-
ron of neural network has the same patterns. These patterns can be treated as a 
building block and implemented easily. Although the development of digital computer 
is very fast, neural network does not gain many advantages due to its analogue signal 
processing. Subsequently, the hardware implementation of neurocomputer is consid-
ered. 
There are many algorithms to solve the general path problems. However, all are 
sequential or run on a parallel computing without the hardware implementation. Even 
thought the time complexity of the algorithm is 0(f(N)),the convergence time is limited 
on the processing time of the digital coprocessor or other parallel computer. Also in 
theoretically, the extensive simulation shows that the convergence time is independence 
of problem size. It only depends on the operating range and the convergence constant 
of the differential equation. However, due to the constraint of different implementation 
platforms, the practical performance is different from that of theoretical. Also, in 
analog implementation, the main benefit is that a wide operation can be performed 
using a small number of transistors. However, a major drawback of conventional analog 
circuits is that they have not been fully integrated in MOS technology. The reason is 
that it is very difficult to define a high precision of resistance-capacitance products [34 . 
Therefore it needs carefully study when using this approach. 
1.2 Neuro-connectionist Network 
What is Neuro-connectionist Network? We can separated it into two parts: 'Neuro' 
and 'connectionist Network，. 
The 'connectionist network' represents the BRIN. It is a type of neural network. 
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For traditional analogue neural network, weights in the links have to be determined 
with a learning process. However, that of BRIN do not need to be determined with a 
learning process. The topology of the BRIN, the computational units and the weight 
of the links can be defined by the problem to be solved. The network has been used to 
solve shortest path problems [17], inverse shortest path problem [15], transitive closure 
problems [7], auction algorithm [70] and minimax problems [33]. The BRIN can be 
implemented under various schemes like synchronous, asynchronous continuous-time 
domain or discrete-time domain operations. Owing to the similar building block and 
regular interconnection in each computational units, it is easy to implemented with 
simple hardware. The BRIN have been implemented using the commercially analog IC 
and VLSI technology. 
The 'Neuro' represents the neural network error compensation of a class ofoptimiza-
tion circuit which was built previously based on the BRIN for general path problems. 
As there are many unknown and unmodeled error in the circuit, we construct some 
learning models for error correction. In order to provide more accuracy results, the 
BRIN for general path problem is only used to give a near estimated value of the so-
lution. The neural network would give the error correction to be made to the output 
of BRIN. The integration of BRIN and neural network error compensation is called 
'Neuro-connectionist Network'. 
In chapter 2, the related works are presented. 
In chapter 3, the architecture of the single-destination of BRIN will be introduced. 
In chapter 4，the minimax path problems and BRIN solutions are described. 
j 
i In chapter 5, the voltage-mode approach for VLSI implementation of the BRIN for 
minimum spanning tree is presented. 
! 
i 
I i . 
CHAPTER 1. INTRODUCTION 4 
In chapter 6, the current-mode approach for VLSI implementation ofthe BRIN for 
minimum spanning tree is also presented. 
In chapter 7, the neural network compensation of an analog VLSI optimization 
circuit is discussed. 
In chapter 8, the analogue neural network compensation using INTEL 80170NX 
ETANN is described. 
In chapter 9, the transitive closure problems and its BRIN solutions are presented. 
In chapter 10, the critical path problems and its BRIN solutions are described. 
In chapter 11, the conclusion on application and implementation of neuro-connectionist 




General path problems appear in many areas such as pattern recognition, robotic path 
planning, transportation, database management system, etc. Therefore researchers 
have built up an algorithm for solving the path problems. The following are some ofthe 
algorithms for solving the minimum spanning tree problem. With a little modification 
of the algorithm, it is also applicable for another path problems such as critical path 
problems and transitive closure problems. 
2.1.1 Kruskal,s Algorithm 
For Kruskal's algorithm [39], this algorithm builds an optimal spanning tree from 
scratch by adding one arc at a time. All the arcs are first sorted in nondecreasing 
order of their costs. Then a STACK is defined to store the set of arcs which is part of 
a minimum spanning tree. Initially, the STACK is empty. The arcs in the sorted order 
5 
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one by one is examined and checked whether adding the arc to STACK creates a cycle 
with the arcs already in STACK. If it does not, the arc is added to STACK; otherwise, 
it is discard. The process is terminated when number of element of STACK is n - 1. 
At termination, the arcs in STACK constitute a minimum spanning tree T ^ � 
The running time of Kruskal's algorithm is composed of the time for sorting the 
arcs and the time for detecting cycles. For a network arbitrarily large arc costs, sorting 
requires 0{m log m) = 0{m log n^) = 0{m log n) time. The time to detect a cycle 
depends on the method which is used for this step. One naive method would work 
as follows. The STACK at any stage of the algorithm is a forest (i.e., a collection of 
subtrees). For example, the STACK corresponding to consists of three trees containing 
the nodes 1, 2,4, and 3,5, respectively. These sets of nodes are denoted for a collection 
of trees by T1,T2,T3,".. These sets as different singly linked lists can be stored. While 
examining an arc {k, /), these linked lists are scanned through these linked lists and 
checked whether both the nodes k and 1 belong to the same list. If so, adding arc {k, 1) 
to STACK creates a cycle and this arc is discard. If node k and 1 belong to different 
list, we add arc (k, 1) to STACK, which requires merging the lists containing nodes k 
and 1 into a single list. Clearly, this data structure requires 0(n) time for each arc. 
Therefore if this data structure is used, Kruskal's algorithm runs in 0(nm)time. 
2.1.2 Prim's algorithm 
This algorithm [61] builds a spanning tree from scratch by fanning out from a single 
node and adding arcs one at a time. It maintains a tree spanning on a subset T of 
nodes and adds a nearest neighbour to T. The algorithm does so by identifying an arc 
( i , j ) of minimum cost in the cut [T,T]. It adds arc {iJ) to the tree, node j to T, and 
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repeats this basic step until T = N. 
For the running time of Prim's algorithm, each of the n - 1 iterations that the 
algorithm performs as it adds one arc at a time to the tree until it has spanning tree 
with n-l arcs, is considered. In each iteration, the algorithm selects the minimum cost 
arc in the cut [T,T]. If the entire arc list is scanned to identify the minimum cost arc, 
this operation requires 0(m) time, giving us an 0(nm) time bound for the algorithm. 
Therefore, this implementation of Prim's algorithm runs in 0(nm) time. 
2.1.3 Sollin's algorithm 
This algorithm [73] is a hybrid version of Kruskal's and Prim's algorithm. As in 
Kruskal's algorithm, Sollin's algorithm maintains a collection of trees spanning the 
nodes T1,T2,T3,..., and adds arcs to this collection. However, at every iteration, it 
adds minimum cost arcs emanating from these trees, an idea borrowed from Prim's 
algorithm. As a result, a fairly simple algorithm is obtained. It uses elementary data 
structures and runs in 0{m log n) time. As pointed out in the reference notes, a more 
clever implementation of this approach runs in 0{m log log n) time. 
Sollin's algorithm repeatedly performs the following two basic operations: 
Nearest-neighbour (¾, ikJk)- This operation takes as an input a tree spanning 
the nodes Tk and determines an arc {ikJk) with the minimum cost among all arcs 
emanating from Tk [i.e., Cikjk=minCij : {iJ) G A, i G Tk and j 多 Tk]. To perform this 
operation we need to scan all the arcs in the adjacency lists of nodes in Tk, and find a 
minimum cost arc among those arcs that have one endpoint not belonging to Tk. 
merge{ik,jk)- This operation takes as an input two nodes ik and jk, and if the two 
nodes belong to two different trees, then merges these two trees into a single tree. 
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2.1.4 Bellman-Ford algorithm 
The Bellman-Ford algorithm [74] solves the single-source shortest-paths problem in the 
more general case in which edge weights can be negative. Given a weighted, directed 
graph G with source s and weight function w : E ^ R, the Bellman-Ford algorithm 
returns a boolean value indicating whether or not there is a negative-weight cycle that 
is reachable from the source. If there is such a cycle, the algorithm indicates that no 
solution exists. If there is no such cycle, the algorithm produces the shortest paths and 
their weights. 
The Bellman-Ford's algorithm progressively decreasing an estimate d[v] on the 
weight of a shortest path from the source s to each vertex v G V until it achieves 
the actual shortest-path weight ^(s,u). The algorithm returns TRUE if and only if 
the graph contains no negative-weight cycles that are reachable from the source. The 
algorithm is shown below: 
Initialize-single-source (G,s) 
for i — 1 to \V[G]\ - 1 
do for each edge {u, v) G E[G 
do if d[v] > d[u] + w{u^ v) 
then d[v\ 4- d[u] + w{u^ ^;) 
7r[t;] <— u 
for each edge {u, v) G E[G 
do if d[v] > d[u] + w{u, v) 
then return FALSE 
return TRUE 
The time complexity of Bellman-Ford algorithm is 0{nE), since the initialization 
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in line 1 takes 0{n) time, each of the |V| - 1 passes over the edges in lines 2 - 4 takes 
0{E), and the for loop of lines 5-7 takes 0(E). 
2.1.5 Floyd-Warshall algorithm 
For Floyd-Warshall algorithm [74], a different dynamic-programming formulation to 
solve the all-pair shortest-paths problem on a directed graph G. The time complexity 
is 0(n^). 
The Floyd-Warshall algorithm is based on the following observation. Let the vertices 
of G be V = 1, 2, •", n, and consider a subset 1, 2,…，k of vertices for some k. For any 
pair of vertices i, j e V, consider all paths from i to j whose intermediate vertices are all 
drawn from 1, 2,…，k, and let p be a minimum-weight path from among them. Path p is 
simple, since it assumes that G contains no negative-weight cycles. The Floyd-Warshall 
algorithm exploits a relationship between path p and shortest paths from i to j with 
all intermediate vertices in the set 1, 2,..., k - 1. The relationship depends on whether 
or not k is an intermediate vertex of path p. 
If k is not an intermediate vertex of path p, then all intermediate vertices of path 
p are in the set 1，2,..., k - 1. Thus, a shortest path from vertex i to vertex j with all 
intermediate vertices in the set 1, 2...,k- 1 is also a shortest path from i to j with all 
intermediate vertices in the set 1,2,..., k. 
If k is an intermediate vertex of path p, then we break p down into i ^ k — j. 
The weight from i to j is a shortest path from i to k with all intermediate vertices in 
the set 1,2, ...,k. In fact, vertex k is not an intermediate vertex of path pi, and so 
pi is shortest path from i to k with all intermediate vertices in the set 1, 2,..., k — 1. 
Similarly, p2 is a shortest path from vertex k to vertex j with all intermediate vertices 
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in the set 1, 2,..., k — 1. 
Based on the above observations, we define a different recursive formulation of 
shortest-path estimates. Let ¢/¾ be the weight of a shortest path from vertex i to vertex 
j with all intermediate vertices in the set l,2,...,A;. When k = 0, a path from vertex 
i to vertex j with no intermediate vertex numbered higher than 0 has no immediate 
vertices at all. It thus has at most one edge, and hence d^ - = Wij. A recursive definition 
is given by 
Wij if k — 0, 
4 = 
min{d^-\di-' + dl-') if k>l. 
‘ 
By recursive substitution, the matrix D^ = (¾- gives the final answer d�=S{iJ) 
for all iJ e V - become all intermediate vertices are in the set 1, 2, ...,n. 
i ^  
Chapter 3 
Binary Relation Inference 
Network and Path Problems 
3.1 Introduction 
Recently, the BRIN has been applied for many optimization problems related with 
graph. It has shown that it was a powerful computing platform for solving the opti-
mization problems. Each computational unit can process information asynchronously, 
or in the continuous-time domain, without the need of precise synchronization with 
other computational units of the network. 
What is the characteristics of BRIN [45]? 
• The network can be used to derive unknown binary relations based on the given 
binary relations. 
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rules. 
• The powerful of the BRIN is that all the relations can be derived at the same 
time. 
• The result are in high network throughout. This is mainly due to multiple binary 
inferences will operate simultaneously. 
• The network provides a conflicts resolution between the multiple inferences from 
different inference paths. 
3.2 Topology 
Normally, there must exist a relation R{Y1,Y2, ...,Yk)k to describe the relationship be-
tween k distinct objects Y1,Y2, ...,Yk. Owing to its complexity and the difficulty on 
defining the relationship between the objects, it should be simplified by reducing the 
degree of relation. Basically, we can consider a more simple form of relation, a binary 
relation, R{Yi,Yj)2, i J = 1,2, ".,k. By combining a set of unary and binary inference 
rules, the complex k-object single relation can be replaced. 
What is the unary inference rules? It operate on a single relation. Suppose that 
R(Xi,Xj)2, R(Xj,Xi)2, R(Xi,X1)2, and R(X1,Yj)2 take on a quantitative value. The 
unary inference rules operate on a single binary relation such as 
R(Yi,Y,)2 = -R(Yj,Yih' 
Then what is binary inference rule? The binary inference rule will unify two given 
I 
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binary relations such as 
RiY^, Yjh = R(Yi. Yih + ^W, ^2. 
Based on the previous rules, we can obtain 3 more inference rules: 
RiYi,Yj)2 = /^(y„y/)2-i?W,>^/)2, 
R(Yi,yjh 二 -R{Yi,Yi)2^R{Yi,Yj)2, and 
R{Y,,Yj)2 = -R{Y1,Yi)2 + R{Y1,Y,)2. 
Owing to the simplicity, it is very interesting to replace the single k-objects relation 
by a binary relation inference network. Basic on the simple topology, the BRIN can 
be readily modified to interpret different problems. Now, we look into the network 
structure of the BRIN. 
3.3 Network structure 
There are two types of architecture for the BRIN: all-pair BRIN architecture and single-
destination BRIN architecture. In [14], the all-pair BRIN architecture has been dis-
cussed. The all-pair BRIN is a n layers neural network which is shown in Fig. 3.1. It 
can find all the values of the relation between any two objects. Each computational 
unit act as a processor to communicate with another computational unit. The signal 
transfers through the links connecting the unit to sites in other computational unit. 
The site corresponds to the binary inference rule and the unit serves as the resolution 
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of the conflict of the set of binary inference rules. Each computational, which is de-
noted by (i,j), represents the binary relation R{Yi,Yj)2 defined between object Yi and 
Yj. Generally, the number of computational units for N objects in the all-pair BRIN 
is N\ 
门 门 门 
. . . / • • • ' • • . 
Layer 1 (i,i) (2,1) • • • (N,1)| "'-.. 
Computational Unit ^ � 
— r 2 [H2 ••• / £ ^ \ M^X 1 y ^ .�) 
• , F n ' • (k^ ^ ^ X h ^ C x \ : ： ： : M : : \ R^/T<i )NX^ • 
• • 、 :••... . . . . . . . .........（i，k) \ ) ^ ^ / 
_ f " " V Site Unit (Nj), 
‘ . . . . . . . . • . . .... LayerN _ • • • (N,N) ^ ^ ^ ^ 
l<iJ,k<N 
Figure 3.1: All-pair binary relation inference network 
In spite of this architecture, we consider a more simple architecture (single-destination 
BRIN). Now we explore this architecture. 
3.3.1 Single-destination B R I N architecture 
The single-destination BRIN is a single layer neural network. It only find the values of 
the relation between destination object i and other objects. Each computational units 
contains N sites and one unit output functions. The operation of network is mainly on 
the site and unit output function. Each computational unit are linked to other compu-
tational units and the constant input which represents the relation between two non-
1 
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destination objects. The binary relation R(Yi,Yj)2 of objects Yi and Yj is represented 
by the computational unit marked by {iJ). For N-objects, there are N computational 
units in a network. Fig. 3.2 shows the detail structure of single-destination of BRIN 
and their interconnection for N-objects. Similarly, a site represents one of the binary 
inference rules and the unit resolves the conflicts among the site outputs to determine 
proper value of the computational unit. 
• • • 
1—— \—— ~ ~ ^ . 
(l,i) (2，i) Unit (N,i) 
( 7"~"^^ N f 7"~"^ ^ N \v^ / ^""^^ \ 
輔 4 > 1 • • • ^ 1 
. . . � k ) . . . . [ i \ . • Site ^ ^ r ^ ‘ k . . . 
\ 1 J J V � > y ^ � 乂 ) 
l Z : i p p Z _ _ ^ I i p p Z I g(N,i) 
1- ； gG，i) 
0 \r g(k'i) 
^ • — g(2,i) 
• ： g ( u ) 
I Nk • 
C 2j • 
c ik 4 ： 
C Ni ： • 
C 2i L ‘ 
1» 
C li 
1 < iJ,k<N 
Figure 3.2: Interconnecction of Single-destination BRIN with destination i 
In general, a N-object relation, the single-destination BRIN contains N computa-
tional units. The number of incoming link from other computational unit is N. The 
number of incoming link from the constant input described the relation between two 
non-destination objects is N. The number of outgoing links is N. As the reflexive re-
丨 
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lation R{X,X)2 is not defined or do not have any effect on the system, the number 
of computational unit, incoming link from other computational unit and the constant 
input can be reduced to N - 1, N — 2, and N - 1 respectively. Also the number of site 
function is reduced to N - 2. However, the symmetric relation property of the problem 
does not affect the network structure. 
n ~ ~ ~ ~ r n ~ ~ ~ ~ n ~ ~ ^ ~ 
Unit Function Unit Function Unii Function 
V^^^ ？ S—r i S—r i 
a 1 ^ I 二 1 
r h r h ^ l m m ^ ' m f M ^ I 
I 1 i I I i 1 § i 
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I [ f I 1 I i. [ i 
——^ 1 1 
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Figure 3.3: Single-destination BRIN for 4-objects problem with destination 1 
For instances, consider 4-objects { l , 2 ,3 ,4 } , a single-destination BRIN that the 
reflective relations R{X,X)2 do not affects on the system, is shown in 3.3. There are 
3 computational units, 2 sites and 1 unit in each computational unit, also there are 
2 incoming links from the other computational units and 3 incoming links from the 
constant input which is defined the relation between two non-destination objects. 
The single-destination BRIN can be implemented in many possible ways. Although 
a sequential computer implementation is possible, it does not exploit the benefit offered 
in an inference network. The main benefit is that we can gain a high precision of the 
results of BRIN solution. The major drawback is that it is usually much slower than a 
1 
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special-purpose analog neural hardware. Furthermore, the inherent parallelism in the 
network should show a promise for a potential speed up in a parallel implementation. 
As it has numerous computational working in parallel, and parallel computers have 
multiple processors working in parallel, the best way to run the network should be in 
parallel computers. However, the major of calculations are performed at the communi-
cation channel. Thus they are good at increasing the amount of computation performed 
at processor nodes but bad in communication channels. 
As the network is processed with analog signal, the analog implementation is con-
sidered. The main benefit of the analog approach is a wide range of operation can be 
performed using a small number of transistors. Also the simple basic building blocks 
and connection results to small area and low power consumption. Thus larger network 
can be built on a single chip easily. The major disadvantage is that the precision of 
circuit will affect the network much. However, we have proposed an error compensation 
using the neural network. This shows an improvement on the results. It will discuss 
comprehensively in later chapter. 
Regardless of the implementation, the network can be processed in continuous-
time and discrete time domain. For a discrete time domain implementation, if we 
use the single-destination BRIN architecture to solve the problem, it is similar to the 
single-destination Bellman-Ford algorithm. If we use the all-pair BRIN architecture to 
solve the problem, it is similar to the Floyd-Warshall algorithm. However, it provides 
flexibility and a scalable design though programming changes. For the continuous-time 
domain implementation, the operations of the sites and the units are predefined based 
I on the problem domain and problem size. Therefore the lack of general purpose limits 
I 
3 考 j 
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integrated with a small problem size and different problem domain's BRIN. However, 
computations in a continuous-time implementation carried out by the circuit structures 
defined, provides a fast computing engine for the solution. 
3.3.2 Comparison between all-pair BRIN and single-destination BRIN 
The components of each computational unit of all-pair and single-destination BRIN are 
the same for the same problem size. Therefore if we consider the N-objects problem, 
the circuit complexity of all-pair BRIN is 0{N^) while that of the single-destination 
BRIN is 0{N). All-pair BRIN provides the solution of all the relations between any 
two objects. However, single-destination BRIN only provides a solution of the relation 
between a destination object and any object. Therefore, the solution time is N - 1 
more times than that of all-pair BRIN. 
3.4 Path Problems and BRIN Solution 
The BRIN can be used to solve different constraint optimization problems. This thesis 
will include minimax path problems, transitive closure problems and critical path prob-
lems. The minimax path problems will be discussed first. The following is the definition 
of minimax path problem which can provides the solution of minimum spanning tree 
problem. Then the BRIN for solving the minimax path problems is presented. 
3.4.1 Minimax path problems 
Problem Statement 
Given an undirected graph G 二 {V,A) with N = |V| nodes, M = |A| arcs, and with 
a cost Cij associated with each arc {iJ) € A. A spanning tree T of the graph G is a 
1 
I 
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connected acyclic subgraph that spans all the nodes in G. The MST is the spanning 
tree with the smallest total cost of its constituent arcs, measured as the sum of cost of 
the arcs in the spanning trees. 
The minimum spanning tree(MST) problem is closely related with the all-pairs 
minimax path problem (MPP), which tries to determine, for each given node pair 
(i,j), the minimum value path from node i to node j. A well established result in MPP 
provides that, if Dij is the value (minimax) of the minimax path from node i to node 
j and Cij 二 Dij, then the arc ( i , j ) is an edge of the MST. Hence, the solution to the 
MPP gives the solution to the MST problem. 
In the context of dynamic programming, the minimax values are related by the 
Bellman equation [60]: 
Dij 二 min [ max {cik, Dkj} ] (3.1) 
k 
where i, j, k = 1, 2,…，N, k + i, k / j. The Bellman-Ford algorithm is widely known 
to solve the Bellman equation iteratively in 0{N) steps, for any fixed i (single-source, 
multi-destination) or fixed j (multi-source, single destination) schemes. 
3.4.2 B R I N solution 
The Bellman-Ford algorithm tends to iterate on the number of arcs in the path. How-
ever, the inference network considers the set of nodes that are allowed as intermediate 
nodes on the paths.The inference network can readily be modified to result in a multi-
source single-destination inference network. The inference network forms the basic 
I architecture for solving the Bellman equation. With the single-destination inference 
I 
I network(Fig. 3.4), the site output S'j^ and unit output g{iJ) required in solving the 
I 
I 
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Figure 3.4: Single-destination inference network with reference node j 
MST problem are given by 
Si^  = max {c^k,g{kJ)} (3.2) 
g{iJ) = min S]^ (3.3) 
k 
where i , j , k 二 l,2,... ,iV k • i, k • j.There is a close resemblance between the 
Bellman equation Eq. (1) and Eq. (3.2), Eq. (3.3). In spite of that, the network does 
not specify a computational order as is required in the Bellman-Ford algorithm. In 
fact, such computational order is not required for the network to converge to the global 
optimal solution after proper initialization. For each computational unit, a simple 
first-order non-linear model can be assumed as 
^^^ = -A,-,^(i,i) + A,-, mm[m^x{c,k,g{kJ)}]. (3.4) 
dt k 
where Xij is the convergence constant. 
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After the BRIN solution for minimax path problem is defined, the next chapter will 
focus on the implementation of BRIN using commerical analog IC and the voltage-mode 




Analog and Voltage-mode 
Approach 
4.1 Introduction 
Owing to the fundamental nature and a broad range of applications, minimum spanning 
tree problems have been widely studied in the field of network flows. Minimum spanning 
tree problems find presence in many applications such as cluster analysis, reduced data 
storage, optimal message passing, etc. For example, a typical application is in designing 
a pipeline network to connect a number of towns using the smallest possible total length 
of pipeline. Efficient minimum spanning tree computations are also required in real-time 
cluster identification for computer vision tasks. There are several well-known sequential 
algorithms to find the minimum spanning tree for a given graph. They are Kruskal's 
algorithm [39], Sollin's algorithm [73] and the Prim algorithm [61]. Both Prim's and 
..j 
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Kruskal's algorithms work with a greedy strategy when growing the spanning tree, in 
which one arc from a candidate list is added at each iteration. They differ in the way 
the candidate list is selected. Sollin's algorithm is a hybrid version of Kruskal's and 
Prim's. Besides these efforts, there are on-going researches in finding more efficient 
solutions [84], including parallel variants of the classical algorithms. However, most of 
these algorithms were originally developed based on a sequential computational model, 
and hence it is difficult to exploit parallelism effectively for efficiency improvement. In 
most cases, the solution time is theoretically expected to exhibit a polynomial time 
dependence on the problem size. 
A connectionist architecture based on the BRIN to solve the minimum spanning tree 
problems is described in Chapter 3. The architecture has been found to show promise 
in obtaining the global optimal solution in a time independent of the problem size. As 
verified by matlab simulation which shown in Fig. 4.1, the continuous-time operating 
ability ofthe BRIN promises a solutiontime (i.e., the network's convergence time) which 
is independent of the problem size. However, the realization of this merit depends on 
the success in overcoming the limitations of different implementation platforms, which 
require more in-depth investigation and careful study. Two specific cases are described 
in this work. One is on the implementation of the inference network using commonly 
available analog integrated circuit components. A particular network implementation 
was found to give the global optimal solution within the microseconds range. The other 
is to consider the voltage-mode approach of using some basic analog VLSI building 
blocks in constructing the inference network. 
\ 
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Figure 4.1: The simulation result using the differential solver and Matlab 
4.2 Analog implementation 
The site and unit output functions [46] as defined in Eq. (3.2) and Eq. (3.3) are 
maximizer and minimizer circuits [46] which can be readily connected to form a network 
as shown in Fig. 4.2. The completed network which is shown in Fig. 4.3 is tested with 
the following data: 
r 
Ci2 二 60, Ci3 = 1, Ci4 = 70, 
C23 二 10, C24 = 2 5，C 3 4 二 50. 
The Pspice simulation result is shown in Fig. 4.4. The horizontal portion of the curve 
indicates the presence of delay in the network. This delay is largely caused by the 
saturation of the op-amps in the minimizer and maximizer during a switch between the 
1 1 
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Figure 4.2: Circuit of a computational unit 
op-amp-diode subcircuits which act as the driver for the corresponding site and unit 
outputs. This delay has been reduced by adding diodes(Dl, D2, D6, D7, •") as shown 
in Fig. 4.2 as saturation guards for the associated op-amps. The network convergence 
time has been reduced from 18//s to 9/is with the addition of this saturation guard 
as shown in Fig. 4.5. Since there are delay in each computational unit, the network 
convergence time depends on both the problem size and configuration. With fixed 
problem size, a MST with longer paths experiences more delay and the convergence 
time increases drastically. However, the exact relationship still needs careful study. 
The best convergence time(i.e. one without time delay) is governed by the op-amp 
large signal response and is practical size independent. With LM324, this time is found 
to be about 4.9^is whereas the OP-27, which has a slew rate four times higher than 
.1 
CHAPTER 4. ANALOG AND VOLTAGE-MODE APPROACH 26 
, , I � � , , I � � , , I 
If 5 .if R I |[ 5 
I - ^ ^ 1. - I . 
.^  £ 、 7 I ^ .t^  £ 、 7 I ^ -5 ^ I 
5 -S ‘ ：§ E I 口 1 _b 1 _^iJ 乂 1 口」h 1 ^ _^  ^ 
I c U 7 i , r ^ I s f ^ = f ^ 1 § 二 〜 § = ^ 
I I - .i “ i-s - .i “ | i “ I -
g § c £ 二 c 5 § c 
o t2 J^  ^ J= q^  ^ r-4 Q ^ ^ cn £ ¢- cn ro 0 ^ cs 寸[g ?n 寸 寸 
[ l _ uJi [S cjj u|J [ _ oJ i l^^Jo|J 1^ 1¾ ^ 1 I P gJ ^IJ 
oi 0 g(1.2) 
0 i 0 _ 
0 0 g(1 .4) 
0 ― ^ i 0 C23 
0 i ^ ^C24 
0 0 C34 
Figure 4.3: The single-destination network in a bus configuration for a 4 cities problem 
that of LM324, gives a convergence time of about 1.6fis. The variance in op-amp open 
loop gain has little effect on the convergence time. With the default gain of LM324, 
the percentage error between input and output of a unit is 0.2%. 
4.3 Voltage-mode approach 
Based on the inference network model, the site and the unit output functions [13 
can be implemented by operational transconductance amplifier(OTA) [58] in Fig. 4.6. 
Although the OTA can provide a sufficiently large gain, it introduces non-negligible 
error. In our simulation,using Caltech's Chipmunk [18], the maximum input is within 
1.7V. The error is taken as the maximum difference between input signal and output 
signal divided by the maximum input. 
4.3.1 The site function 
The site function is a maximizer circuit [16]. With a D.C. and a pulse applied to 
the site inputs, an error as large as 35% is observed. This is caused by the parasitic 
capacitance of the output (Vout as shown in Fig. 4.6) holding the site output voltage 
1 
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Figure 4.4: Pspice simulation output of 3-unit single-destination inference network 
at the falling edge of the pulse. It is shown in Fig. 4.7. In order to reduce this effect, 
an N-channel CMOS transistor (Madd as shown in Fig. 4.6) was added at the Vout 
output. The transistor speeds up the discharge rate by increasing the conductance. 
The induced error from the OTA maximizer reduces to 0.35%. The induced error can 
further be reduced to 0.26% by increasing the gain 100 times. Due to this undesirable 
capacitance, a wide range transconductance amplifier(WRTA) [9] have been considered 
as an alternative to the OTA. However, despite the much lower parasitic capacitance 
at the output of this amplifier and the relatively higher voltage gain when compared 
to those of the OTA, the error in the resulting maximizer circuit is 0.9%, about three 
times larger. 
• •； 
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Figure 4.5: Pspice simulation output after addition of saturation guard 
4.3.2 The unit function 
The unit output function is a minimizer circuit [13]. With a sinusoidal and pulse input, 
the theoretical and the practical minimum output are shown in Fig. 4.8. The induced 
error from the circuit is about 4.47%. As the gain increases about three times, the 
induced error decreases to 1.94%. 
4.3.3 The computational unit 
The convergence behaviour of a single computational unit was studied. The compu-
tational unit shows the fastest convergence rate in an operating range between l.OV 
and 2.7V. The convergence time is less than 200ns. Based on their similar functional 
blocks of VLSI and analog implementation, the relationship between their convergence 
time can be estimated by a scaling factor. In a computational unit,the saturation time 
\ 
for analog implementation is about 4/xs. The scaling factor is 20. Therefore, the net-
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work convergence time for a 4-cities problem would be approximately 245ns in VLSI 
implementation when that of LM324 is about 4.9yLts. 
4.4 Conclusion 
The limiting factors of performance in different implementation platforms for the BRIN 
in solving the MST problems are presented. According to the parallel and asynchronous 
operating nature ofthe network, the solution time should be independent ofthe problem 
size and is only limited by the physical characteristics of the circuit components. From 
the simulated network responses using commonly available analog IC, it is noted that 
the factors affecting the network convergence rate are opamp slew rate, unit operating 
^ 
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Figure 4.8: The practical and theoretical unit output of a sinusoidal and a pulse input 
voltages and the propagation delay. The most serious problem is the propagation delay 
which is controlled by the op-amp large signal response. This can be reduced by using 
the saturation guard diodes. 
In the VLSI implementation, the performance of the network is afFected by the 
parasitic capacitance of the CMOS transistor. Therefore we compared the OTA and 
WRTA maximizer and found that OTA is better than WRTA in terms of complexity 
and accuracy. Also the performance of the unit output function is afFected by the gain 
I 
i 
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of OTA. The solution speed of VLSI implementation is much faster than that of analog. 
Though the circuits presented may not completely reflect the mathematical model, 
they provide the basis for future work. In particular, a delay in the min-max function of 
mathematical model could be added to better reflect the practical behaviour of analog 
circuits. Also, a faster and more accurate implementation platform could be sought 
for, especially in the field ofVLSI implementations. At next chapter, we shall focus the 





Analog CMOS circuits for fuzzy systems [56] and neural networks [27] have received 
I growing attention recently. Normally, the physical variance which carries the informa-
tion is either a current or a voltage, and the hardware implementations are always based 
I 
I on operational amplifiers. They take voltages as inputs. However, recent research in 
current-mode approach [35] provides promising results on its feasibility for VLSI design 
and implementation. The compact size and reduced power consumption achieved with 
current mode circuits appear to yield significant benefits for large networks, and hence 
...� \^4 
j would be appropriate for further study in our current work. 
； A connectionist architecture based on the BRIN [13] to solve the minimax path t 
problems. The voltage-mode approach for VLSI implementation has been discussed in 




CHAPTER 5. CURRENT-MODE APPROACH 33 
5.2 Current-mode approach for analog VLSI Implemen-
tation 
In a standard-IC implementation of the BRIN [32] using voltage mode techniques, 
it was shown that the inference network can be constructed with analog processing 
units. However, with practical problems involving a large number of nodes, this im-
plementation would have problems in building the inference network with a reasonable 
complexity. Here we consider the current mode approach as a possible alternative for 
network implementation. 
5.2.1 Site and Unit output function 
A maximum selecting building block is required in the site function. In [36], the circuits 
aim to convert the Winner-Take-All into a current-mode maximum operator which is 
used to implement the site function. It is that the winner transistor transfers the source 
forces the current to be the winner. The precision is affected by systematic and random 
errors. The systematic error is very low and is mainly due to finite output resistance. 
The random errors can be minimized if large transistor areas are used and currents are 
employed. 
A minimum selecting building block is required in the unit output function [19]. The 
unit output function can be constructed by the addition and subtraction of replicas of 
two currents. Also they can be expressed as bounded-difference and algebraic sum [56 • 
A random signal are applied to the unit inputs using different ranges. Four different 
operating ranges are used. They are 0 - 0.17"A, 0 - 1.7M, 0 — 17fiA and 4 - 21/iA. 
The root mean square error of the output signal is computed. From the simulation 
i 
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results, using Caltech's Chipmunk [18] the best operational range is 0 - 17pA. 
5.2.2 Computational unit 
With the building blocks defined, Fig. 5.1 shows the circuit of a computational unit. 
Besides, the site and unit output functions, circuits for buffering the site output and 
unit input and the unit output and the site input are included. It is common to have 
a current of a certain sign. An input requires an equal but opposite current. A current 
mirror circuit can perform this inversion of current polarity. The input of each site has 
the same polarity of current as the output of the unit output function. Therefore a 
p-channel transistor is connected to the output of the unit output function to provide 
a reverse sign current. 
In our simulation, the convergence behaviour of a single computational unit was 
studied with different input. The result is tabulated in Table 5.1. Notice that the unit 
output has an error which is primarily due to offset. In our observation, there are offset 
errors at the output ofthe maximizer, the minimizer and the current mirror. The offset 
currents affected by the maximizer, and by the minimizer and the current mirror, are 
about 396nA and 113nA, respectively. Constant current sources are added to these 
outputs to compensate for the errors. 
In addition, the error affected by the minimizer appears to be more serious than that 
of the maximizer. There are current mirrors inside the minimizer, which are used to 
duplicate the input source. The error is mainly due to the finite output resistance and 
input resistance of the current mirror [35], which may vary nonlinearly; and a constant 
offset current cannot remove such error completely. 
For the voltage mode [32], the operating range is IV to 2.7V. The convergence time 
I 
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Table 5.1: Testing the Computational unit circuit using different data sets 
The input of the site 1  The unit output 11 The expected unit output 
in initial state in steady state in steady state Ag{iJ) 
^(1,2) I C23 I ff(l,3) (V'(l,3)) ( " ( l ,3) ) 
10 11 11 10.603 11 -0.397 
~~i 2 3 1.799 2 =0.201 
7 ~ ^ ~ ~ 7 2.870 3 ~^.130 
3 T " 7 2.870 ~ ~ 3 -0>130~ 
3 12 6 6.040 6 — 0.04 
8.2 T o T " 9.4 _ 9.573 9.4 0.173 
7.5 8.5 6 7.622 一 7.5 0.122 
"""3~~~ 4 ~ ~ 5 ~ ~ 3.832 4 — -0.168 
" ^ 3 ^ 5 ~ 4 ~ 3.861 4 — -0.139 
8 9 7 7.768 8 “ -0.242 
~~l0 11 12 - 10.636 11 -0.364 
~ ~ 3 5 5 ~ 4.804 5 1 . 1 9 6 
" T ^ IF~ 3 7.622 7.5 " " p 2 2 
8.2 9.4— 10.1 — 9.107 9.4 — -0.293 — 
3 6 12 5.912 6 -0.078 
for a computational unit to drop from 2.7V to IV is less than 200ns. For the current 
mode, the operating range is 3/^ A to 12.5juA. The convergence time for a computational 
unit to drop from 12jnA to 3jLiA is less than 60ns. Although the convergence time for 
the current-mode circuit appears to be faster than that of the voltage-mode circuit, the 
maximum presentage error of the current-mode circuit is larger. However, the number 
of transistors and power consumption, required in the current-mode circuit are much 
less than that of the voltage-mode circuit. 
5.2.3 A complete network 
The complete network and its circuit for a 3-node problem are shown in Fig. 5.2 and 
Fig. 5.1 respectively. The network is tested with the following data: 
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Figure 5.1: Circuit of the single-destination for 3-node problem with destination node 
1 
This data set is scaled to cope with the operating current limits of the network. 
The mapping of the data set are defined as follows: 
C.. 
Iij = ;F77^~" * Irange + hffset (5.2) 
^ij(max) 
where Cij(^rnax) represents the arc cost that there are no connection between node i and 
j, and Irange and Ioffset are the desired current range and offset for the mapping. The 
network response is shown in Fig. 5.3. With a single destination node 1, the converged 
network outputs after scaling are given by 
^(1,2) = 667,5f(l,3) 二 似8 
： which are fairly close to the ideal value of 632. 
:— The ideal differential equation model is also simulated using MATLAB, and the 
i 
t 
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Figure 5.2: The single-destination network in a bus configuration for a 3-nodes problem 
with destination node 1 
network response is shown in Fig. 5.4. The shapes of the curve ff(l, 2) in the two simu-
lations are basically the same. However, due to the errors of the maximizer, minimizer 
and the current mirror, the output signals of the current-mode circuits are slightly dif-
ferent from the ideal ones. The shapes of the curve 5f(l, 3) also show some differences. 
There was a ripple shortly after network initiation. When the start signal is given, the 
change of the output conductance of the maximizer causes the change of the current of 
the input of the minimizer. So the output of unit output function drops initially and 
then rises. The converged values for "(1, 2) and g(l, 3) should be 8 ^； and the error is 
defined as the deviation of the output signal divided by the range of input signal(i.e. 
9 . 5 " 4 . The errors in the output signal are roughly 3.55% and 0.39% for g(l ,2) and 
0(1,3) respectively. 
5.3 Conclusion 
For designing analog VLSI circuits for optimization problems, a current-mode approach 
to implement a BRIN for solving the minimax path problem is presented. The per-
•v» 
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Figure 5.3: Chipmunk simulation output of 3-nodes single-destination inference network 
formance of the basic maximum and minimum circuits, the computational unit, and 
a simple 3-node network have been studied. The preliminary results are promising, 
which indicate that the current-mode network would have comparable capability as 
its voltage mode counterpart, but with a substantial reduction in circuit complexity 
and power consumption. Further investigation on error correction of the current-mode 
circuits using a self learning approach appears to be viable for accuracy improvement. 
It is discussed in next chapter. 
1 
I 
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Neural Network Compensation 
for Optimization Circuit 
6.1 Introduction 
Analog and VLSI circuits always face circuit imperfection. For practical system im-
plementation, the accuracy of the circuit outputs needs to be improved. Due to the 
difficulty of matching analog devices [52] in actual fabrication, even extensive circuit 
simulation may not completely reflect all the error sources. Therefore, on-line error 
correction for the circuit is necessary if a high accuracy is demanded. Recently, many 
researchers have focused on using neural networks for error correction and compensation 
in antennas [82], robot [37，83], radio system [20], etc. 
The performance of current-mode implementation of BRIN has been investigated 
in previous chapter. These studies are concentrated on applying the BRIN for the 
1 
minimax path problems using VLSI circuit. However, due to practical limitations, the 
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result is close to the theoretical values. In current-mode implementation, the errors 
in the circuit are afFected by the minimizer, the maximizer, and the current mirror. 
Most of the errors come from the current mirror. The error of current mirror [51] is 
mainly due to the non-zero input resistance and the finite output resistance. Also the 
circuit for the minimizer is designed using current mirror. Therefore the error for the 
current mirror is embedded in the minimizer. In order to correct the error ofthe circuit, 
some methods have been used to reduce the error, for example by adding a DC offset. 
However, many errors due to nonlinearity and other unknown factors cannot be reduced 
directly by the constant offset. 
A neuro-connectionist architecture in which the BRIN is used as a preprocessor 
(which can be implemented as analog and VLSI optimization circuit to solve minimax 
path problems), is presented in this chapter. The neural network then acts as a self-
learning error-corrector for the inference network. In essence, the neural network is 
first constructed based on the converged outputs of the inference network in a training 
phase, and then it is used to correct the error of the network. 
A discussion on the proposed neuro-connectionist architecture is given in following 
section. 
6.2 A Neuro-connectionist Architecture for error correc-
tion 
Under our proposed architecture, the BRIN for MPP is only acting as a preprocessor to 
provide close estimates of the actual minimax values. The neural network would then 
provide the necessary error correction to be made to the inference network outputs. It 
I 
1 
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. j 
• I 
is intuitively felt that when the deviation (between the estimates and the theoretical 
I 
I values) is small, the approximately linear relationship can be readily learned by a neural 
network. 
In our framework, all the arc costs (i.e. Cij for i < j, i = 1,2, ".,N_l,j 二 1,2, ",iV) 
of a graph are used as inputs to the neural network, and the outputs of the neural 
network should be some relevant deviations from the theoretical minimax values. We 
have considered three different models, where each has a different output interpretation. 
The first and the second are based on a linear relationship between the theoretical and 
the practical unit output of each pair of computational unit after convergence. The 
third one considers the deviation between the theoretical minimax values and their 
estimates directly. 
6.2.1 Linear Relationship 
Suppose there is a linear relationship between the practical and theoretical output of 
each pair of computational unit outputs. They can be related by 
fgp{iJ)\ 二 fmjk^gt{iJ)^hjk\ (6.1) 
\9p{i： k)j — \mjk * 9t{i^ k) + bjk) 
where 9p{i,t) is the practical unit output of the computational unit for node t to node 
i, g^(i,t) is the theoretical unit output of the computational unit for node t to node i, 
i is the reference node, k = 1, 2, ." , N, i * j, j • k, and i • k. Therefore the number 
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！ (mjk�二 /m(hj) l V |"ffp(^J)) (6.2) 
[f>jk J “ [gt(h^) V W(^'^)/ 
Then all the arc costs and rrijk and bjk can be used for the training of the neural network. 
However, if gt{iJ) and gt{i, k) are equal, the equations are singular. In that case, rrijk 
is chosen as 1 and bjk as {gp{iJ) + 9p{i, k))/2 - gt{iJ)- After the training phase, the 
neural network is constructed and can be used for error-correction in the generalization 
phase. For a new set of arc costs, the practical unit output of each computational unit 
and the corresponding rrijk and bjk are first obtained. Then, the corrected output can 
be calculated by 
/5'c(^i)^ 二 f (9pi^J) - ^jk)/mjA (6.3) 
[gdh k)J — b"p(i, k) - hjk)/rrijk) 
where gc{hj) is the corrected unit output of computational unit from node j to node 
i. The basic architecture of this model with reference node i is shown in Fig. 6.1. 
There is another similar model. Suppose that there is a unique linear relationship 
between practical and theoretical unit outputs of all the computational unit. Hence, 
they can be related by 
/ \ / \ 
9p{iA) 9t{iA) 1 
gp{h^) 9t{h^) 1 
/ \ 
. . rrii 
= (6.4) 
• • lW 
,1 
i • • 
I 
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Figure 6.1: The architecture of neuro-connectionist network using linear relationship 
as outputs of neural network 
We can use the method of least squares [81] to approximate mi and 6‘. Then rhi and bj 
are used as the two outputs of the neural network. The remaining operations are the 
same as above. For the case that the number of nodes is 3, this model is identical with 
the first. 
6.2.2 Output Deviation of Computational Unit 
The third method is to use the deviation of the practical unit output of each com-
putational unit from the theoretical value as the output of the neural network. The 
relationship between the practical and theoretical minimax value is given by 
Ag{iJ) = gt{iJ)-9p{iJ) (6.¾ 
I 
1 
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i 
where gt{iJ) is the theoretical unit output of the computational unit from node j to 
1 
1 node i, gp{i,j) is the practical unit output of the computational unit from node j to 
node i, and Ag(i,j) is the output deviation of the minimax value from node j to i, 
i / j, and j = 1,2, ...,N. Therefore the number of the output of the neural network 
is N - 1. After the training phase, the neural network is constructed and used for the 
error-correction in the generalization phase. For a new set of arc costs, the unit output 
of each computational unit and the corresponding Ag{iJ) are first obtained. Then, 
the corrected unit output of each computational unit can be calculated by 
9c{iJ) = gp{hj) + ^9ihj) (6.6) 
where gc{iJ) is the corrected unit output of computational unit from node j to node 
i. The basic architecture of this model is shown in Fig 6.2. 
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Figure 6.2: The architecture of neuro-connectionist network using deviation of compu-
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； For the neural network, the multilayer perceptron and the radial basis function 
network are used. The feed-forward neural network (multilayer perceptron) can be 
viewed as performing a curve-fitting operation in a multidimensional space, and real-
izes some complex nonlinear decision function or to approximate certain complicated 
data-generating mechanism. On the other hand, radial basis function network [62] can 
handle highly non-linear input/output mapping as well. Both types of neural network 
have been studied in our work. Several learning algorithms for the feed-forward neu-
ral network (multilayer perceptron) are selected, including backpropagation [72], fast 
backpropagation [26], and Levenberg-Marquardt [26]. The traditional backpropagation 
uses a fixed step size. The fast backpropagation keeps the learning step size as large as 
possible while maintaining a stable learning. The Levenberg-Marquardt increases step 
by reducing the error to a minima. 
6.3 Experimental Results 
In order to study the effectiveness of these models, a set of training data are obtained 
using Caltech's Chipmunk [18] for a simple 3 nodes circuit which was described in [33 
and shown in Fig. 6.3. The result is separated into two parts: training phase and 
generalization phase. 
6.3.1 Training Phase 
The training data are tested using backpropagation, fast backpropagation, Levenberg-
Marquardt algorithms and a radial basis function network. Using the linear relationship 
as outputs of the neural network, we observe that the radial basis function network 
gives more accurate result and is the fastest algorithm amongst them. On the other 
I 
^ • { 
.1 
•！ 
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Figure 6.3: Current-mode circuit for a 3-cities problem using BRIN 
hand, the Levenberg-Marquardt is the fastest learning algorithm for the multilayer 
perceptron. Hence, the feed-forward neural network with Levenberg-Marquardt and 
the radial basis function network are chosen to be further discussed in the following. 
After the neural network is trained, the original data are tested with the feed-
forward and radial basis function network by using the learned weights obtained in 
training. The result shows that the accuracy of the overall performance is improved. 
Using TUjk and bjk as outputs of the neural network, and if the theoretical unit outputs 
of the two computational units are different and the error of the practical unit outputs 
of the two computational units are 0.171 and 0.329, the errors can be corrected to 
0.0001 and 0.0002 respectively. If the theoretical unit outputs of the two computational 
..j 
1 
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units are the same, the error of the practical outputs of the two computational units 
are shared. For example, if the error of the two computational units are 0.35 and 
0.024 they are corrected to 0.187 and 0.187 respectively. The reason is that if the 
practical outputs of two computational unit are the same, the equation is inconsistent. 
Therefore the practical output pout is chosen as the mean of the practical unit outputs 
of the two computational units and the rrijk is 1. The bjk is calculated by the equation 
bjk = Pout - ff(l, 2). Therefore after training, the error of the two computational unit is 
the difference between the practical output of the computational unit and Pout. Using 
the deviation Ag{iJ) as outputs of the neural network, the error of each output can 
be reduced to zero. The inconsistency of the equations does not exist in the training 
and generalization phase, and the above problem does not occur. The learned weights 
and biases obtained from the training phase are used to construct a neural network for 
error correction in the generalization phase. 
6.3.2 Generalization Phase 
After the neural network is constructed, it is tested using new data. We consider two 
types of test data. Type one data are very close to the training data, while type two 
test data are not. In Table 6.1，the first four test data are type one, and the second 
four test data are type two. The errors before and after correction by the radial basis 
function network and the feed-forward neural network (using Levenberg-Marquardt) 
are shown together with the given arc costs in Table I. 
For the feed-forward neural network, the overall performance for the test data is bad. 
For the type one test data where the errors for g{l, 2) and "(1，3) are 0.249 and 0.111, 
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Table 6.1: Using new data sets to test NN 
The input of the site 1  Error before Error after Error after 
in initial state NN ER FF NN ER RBF NN ER 
(C12,C13,C23) II A ^ ( l , 2 ) A p ( l , 3 ) A f f ( l , 2 ) A W l , 3 ) A ^ ( l , 2 ) 么 ^ 研 
(4.8,4.8,4.8) 0.002 0.002 0.0193 0.0193 0-0015 0.0015 
(4.1,4.1,3.2) "~0T051 0.051一 0.0235 0.0235 0.0033 0.0033 
(3.5,6.1,12) "“^0.051 ~ " 0 3 3 ^ ~ 0.0713— 0.01298 0.0118 0.0407 
(12,10.3,3) ~ " 0 ^ 2 W 0.111— 0.1467 0.2156 0.1931 0.1679 
( 8 ^ ) 0.265 1 . 1 6 9 0.3955 1.3882— 0.3665 0.2705 
^ 3 7 ^ 0.038 0.066 2.9446 2.7934 0.0552 0.1592 
^3；^ 0.069 0.015 1.0553 0.1485 0.1705" 0.0865 
(12.5,10,9) II 0.272 0.094 0.1281 0.2538 0.3735 0.0075 
the errors are 0.038 and 0.066, they are corrected to 2.9446 and 2.7934 respectively. As 
this type of test data are not included in the training set, the error reduction is not 
satisfactory. However, if this type of test data are included in the training set, the result 
shows that the error for the above data can be reduced to 0.052 in both computational 
units. 
For the radial basis function network, the overall performance of the test data is im-
proved for the type one test data. However, for the type two data sets, the error cannot 
be corrected but increases slightly. For example, if the error of the two computational 
units are 0.038 and 0.066, they are corrected to 0.0552 and 0.1592 respectively. The 
reason is the same as above. When we compare the two different types of neural net-
work, the radial basis function network appears to perform better than the multilayer 
perceptron. 
If the outputs of the neural network are Ag(i,j) and the same data sets are used, 
there is a slight improvement in performance. For the type two data sets, error correc-
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6.4 Conclusion 
A neural network for error-correction of the BRIN is presented. From the experimental 
result, it is shown that the proposed model can correct the error due to the imperfection 
of the circuit. Also in the generalization phase, if the training data are adequate, the 
error can be effectively compensated. The overall performance in using the radial basis 
function network for error correction is better than that of using the multilayer per-
ceptron. The neuro-connectionist architecture has thus been proven to be an effective 
means for error compensation. Our current study is assuming that all the arc costs are 
known exactly. However, the proposed architecture should be able to handle problems 
with small errors in the arc costs as well. 
Also, the third model has shown to be the best model. As the inconsistency of 
the equations does not exist in this model and we do not rely on a linear relationship 
between the inference network output and the theoretical minimax values, the result 
would be better than the others. 
Due to the limitation of the circuit simulator, a three nodes problem was chosen 
for testing the proposed architecture. A VLSI BRIN for a large node size problem 
is possible too. A ten-node analog BRIN has been constructed using commercially 
available analog integrated circuits components, and integrated with the INTEL neural 
network chips based on the third model in the next chapter. The following chapter will 















Precision-limited Analog Neural 
Network Compensation 
7.1 Introduction 
Analog implementation of artificial neural networks has a lot of advantages and disad-
vantages when compared to digital realizations. The main benefit is speed and real-time 
processing. Analog inputs are not required to converse to an artificial solution space. 
However, the analog implementation is a more extensive list of difficulties and short-
comings. They are more complicated to design and more limited in application than 
digital circuit. Also they have problems in scaling to smaller device geometries due to 
the careful balance between the various elements required for circuit operation. This 
balancing act makes the analog circuit more susceptible to process and environmental 
variations. It can be overcome by designing more conservatively but that will reduce 
I 
I 
the circuit's speed which is the primary motivation for using analog circuit. One of 
I 
: the most common analog neural network hardware is INTEL's ETANN(Electrically 











Trainable Analog Neural Network). Currently, many researchers have been used Intel 
！ 80170NX as the neural network development to realize their systems such as object 
； recognition [77], control systems [77], and nuclear sciences [78] [12. 
The original implementation of the continuous a single-destination BRIN for min-
imax path problem [79] [32] was built using commercially available electronic compo-
nents. It has been observed that when the network converges, each computational unit 
carries the estimated minimax value. However, due to the error of the circuit, there is 
an offset for each computational unit. The error sources mainly come from the resolu-
tion of digital to analog converter, analog to digital converter, leakage of sample and 
hold of the circuitry, tolerance of circuit components and the while noise. In order to 
reduce the error of the prototype, a feedforward network for error correction has been 
used to reduce the non-linear noise. By using Matlab Neural Network Toolbox [26], the 
result shows that the average error in the network are reduced to about a half. It has 
discussed in previous chapter. 
A neuro-connectionist architecture in which the BRIN is used as a preprocessor 
which is implemented as analog optimization circuit to solve general path problems is 
introduced in previous chapter. The limited-precision neural network then acts as a 
self-learning error-corrector for the inference network. In essence, the neural network is 
first constructed using iDynaMind [48] based on the converged outputs of the inference 
network in a training phase with the limited accuracy, and then the value of weight and 
bias are stored in the the Intel 80170NX chip. After that, this chip is connected to the 
optimization circuit and used to correct the error of the network. 
i 





I IJ Then the completed neuro-connectionist system and integration with a personal 
I 
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7.2 Analog Neural Network hardware 
! 
The chip has 64 neurons or threshold amplifiers with sigmoidal response. However, 
there are 64 neurons are used for both the middle and output layers so that there 
should be 128 neurons effectively. An analog signal with the range O.OV to 3.5V, is 
presented to a synapse and enter each of the 64 inputs. The output of synapse is a 
丨 differential current which is proportional to the multiplication of the input signal and a 
^ stored weight value. The current sum of the dot product of 64 inputs and 64 elements 
of a row of the input synapse array is presented to the neuron corresponding to that 
row. 16 internal fixed bias voltages are connected to each neuron. Each neuron sees a 
total sum of 80 voltage synapse products. There are 80x84 = 5120 synapses in the first 
layer array plus 5120 synapses in the second layer array. After each signal is input, the 
first layer neuron outputs will reach final levels within 3jus. The first layer outputs are 
then available on the output pins. 
Second layer processing is controlled by several external clock signals. First the neu-
ron outputs are sampled and held. The inputs are disconnected from the first synapse 
array. The neuron outputs are sampled and held. Then the inputs are disconnected 
from the first synapse. After that, the first level sampled outputs are input to the 
second synapse array which in turn connects to the same neurons previously used for 
the first layer. The processing time for the second layer is about 5fis. Consequently, 
the total processing time for the 64 inputs, 64 neuron first layer and 64 neuron second 
layer requires Sfis. 




I CHAPTER 7. PRECISION-LIMITED ANALOG NEURAL NETWORK COMPENSATION54 
1 « 
• 
, allows one to do such things as initialize the chip, read weights or write weights to the 
i 
t chip, emulate the chip and do chip-in-loop training. Our system is first trained using 
= DynaMind program. When this emulation performance is satisfactory, the weights and 
bias voltages will be download to the chip. More chip-in-the-loop training is necessary 
I ^ since the emulation is not perfect. As the synapses allow a limited number of weight 
邏 
fj. 
1 changes before becoming degraded, the emulations can reduces the number of weight 
竭 
I changes required, 
t 
: The chip was programmed within the framework of the iNNTS package, this package 
for programming the chips. However, the training routines in the iNNTS package were 
I 
� not used. Original program were written to program all the chips. The input and output 
reference voltages, as well as the bias voltages, are all set at the start of data-taking, 
the correct values being read in from a database. 
-’••• 
7.3 Integration of analog neural network compensation of 
4' 
i connectionist network for general path problems 
4 ^ 
> Under our proposed architecture, the BRIN for MPP is only acting as a preprocessor to 
4 
“ provide close estimates of the actual values. The neural network would then provide the 
a 
二 necessary error correction to be made to the inference network outputs. It is intuitively 
j felt that when the deviation (between the estimates and the theoretical values) is small, 
the approximately linear relationship can be readily learned by a neural network. 
勒 In our framework, all the arc costs (i.e. Qj for i < i , i 二 l,2,...,7V - 1, j = 
二 1, 2, ..，N) of a graph are used as inputs to the neural network, and the outputs of the 
m 
1 neural network should be some relevant deviations from the theoretical values. We have 
m 
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considered three different models, where each has a different output interpretation. The 
first and the second are based on a linear relationship between the theoretical and the 
practical unit output of each pair of computational unit after convergence. The third 
one considers the deviation between the theoretical values and their estimates directly. 
In previous chapter, we discovered that the best one was the third method. 
For the neural network, the feed-forward network (multilayer perceptron) can be 
viewed as performing a curve-fitting operation in a multidimensional space, and realizes 
some complex nonlinear decision function or to approximate certain complicated data-
generating mechanism. Using the iDynaMind, the traditional backpropagation [72] is 
used. 
The BRIN is shown to be able to solve the path problems. Due to the error in the 
circuits, neural network for error compensation is introduced. For the realization ofthe 
circuitry, a suggested system for solving general path problems is shown in Fig. 7.1. The 
system is interfaced to the host computer. After each arc cost Q j is initialized to the 
BRIN and Intel's 80170NX, a start signal is given to inference network. Then the output 
signal of each computational unit is added with the output of Intel's 80170NX. So the 
corrected outputs input to the A / D converter and then the host computer obtains the 
results. 
7.4 Experimental Results 
The above described system was built using LM324 op-amps, 1N4148 diodes, the 士1% 
tolerance of resistors, and some other components for address decoding, sample and 
hold. The network communicates with a personal computer through a data acquisition 
card with 12 bits D / A and A / D converters to automate input and output operations. 
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Figure 7.1: The completed neuro-connectionist systems 
The analog neural network is Intel 80170NX ETANN chip. A 10-nodes BRIN card for 
MPP using commercially analog IC is used. The following observation is made. 
7.4.1 Convergence time 
The network convergence time should be independent of the physical size ofthe network 
as proved by solving the 4-nodes and 10-nodes path problems. However, the presence of 
the propagation delay in each computational unit of the network varies the convergence 
times. The delay is found in both maximizers and minimizers but it is dominated by 
the maximizer about 10/xs. Also the propagation delay of minimizer may accumulate 
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to a certain value depending on the structure of the MST in the graph. This value is 
bounded by lONfis for N-nodes path problems. In addition, the total processing time 
for INTEL 80170NX is 8^s. As the 10-nodes BRIN and Intel 80170NX chip execute 
concurrently, the process time of BRIN includes that of Intel 80170NX. Consequently, 
the convergence time for the completed system is bounded by lON|J,s. 
'i 
|| , 




The convergence range of the system is from OV to 1.7V which corresponds to arc costs of ‘ • 
，‘I 
‘ I 1 
0 and 1000. The error sources are the leakage of sample of hold circuitry, the resolution j 
I I 
o f D / A and A / D conversion which is bounded by 2AAmV, circuits components and the , 
noise. 
A sets of data are input to the network to obtain the output. At the same time, 
the network response is modeled by a set of first order differential equations and are 
solved using standard differential equation solver by Matlab. This theoretical output is 
t-
compared with the actual network output to obtain the error in the converged network. 
There are 10 sets of training data. The average root mean square error of the network 
output is about 33.92mV. Then the same sets of data and the output deviation ofeach 
computational unit are the input and the output of the neural network. iDynamic is 
used to train the data. Before the training, the data must be transformed first. The 
formula for the transformation, which provided by the iDynamic, is given by 
g[i,j, k)-g(i,J) 
〜 。 ） 
where g{iJ, k) is the a h set of the data, and g{i,J) and %(,.,j) are the mean and 
standard deviation of the jth data of all data set respectively. 
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During the training phase, the learning algorithm for the feedforward neural network 
is backpropagation. The learning rate is 0.2. The network is 2 layers network. The first 
layer is the input layers with 45 neurons. The second layer is the output layers with 
9 neurons. A sigmoid function is used in each neuron. iDynaMind start the training 
process with a set of random weights and biases. The software is trained until the 
sum of square error is small than 0.0001. The sum of square error of each data set 
is calculated as that of the sum of square error of each normalized output units. As 
the error of each set of data are different, iDynaMind will finish the process when the 
average ofthe sum of square error is less than this value. After it completed, the results 
are contra-transformation. The average root mean square error of this training data is 
about 4.0mV. 
After the training phase complete, the two systems are integrated. Eight new sets of 
data are used to test the result. Their root mean square distance between the original 
data set and the new data set is 1.36V. After the training, the result showed that the 
average root mean square error of these data is improved from 31.2mV to 23.1mV. 
7.5 Conclusion 
The 10-node BRIN card and the Intel 80170NX ETANN chip are successfully integrated. 
Using the limited precision analog neural network hardware for error compensation, it 
shows that it may be difficult to train in different cases. Experimental data shows 
that the system in providing weight sets, which could be used in actual environment, is 
effective in error compensation. The convergence time is bounded by m^x{CfN, 8/zs}, 
which Ct is the propagation delay of a computational unit for BRIN. Also the overall 
accuracy ofthe results ofthe network is increased. However, the accuracy is also limited 
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The rapid development of VLSI technology provides the rapid and feasible hardware 
implementation of neural network for a special problem. Implementations of neurocom-
puter can become simple and modular array processors only. This is mainly due to their 
similar structure for each processor and regular interconnection. Consequently, a vast 
amount of applications of VLSI on the neural network have been implemented. For ex-
； ample, they are cellular neural networks [63], biological-inspired visual processing [5], 
j -
etc. Besides, the VLSI implementation of optimal systolic design for the transitive 
,] closure has received much attention. 
j The transitive closure plays an important role to a number of applications in artifi-
i 
cial intelligence, database systems [69], information retrieval [49], clustering [55], speech 
recognition [53], image labeling, and graph theory. Owing to improve the computational 
efficiency, the parallel processing techniques has been proposed. Also some of systolic 
algorithms were proposed for the problem [66, 67’ 6, 87, 22, 28]. The result sounds 
i 60 
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good. The number of processors and the time complexity require around N^ and 5N 
I to 7N respectively. However, a constant time algorithm [4] has been proposed and is 
I I j 
丨 only applicable for the undirected graphs and requires more number of processors. 
8.2 Different ways of implementation of BRIN for transi-
tive closure 
8.2.1 Digital Implementation 
Recently, a BRIN has been proposed to solve transitive closure [7]. It has been proved 
that it is possible to implement by the digital circuit. For a 10-nodes directed graph G 
and using the common logic gates 74LSXXX, the convergence time is within 40ns. The 
convergence time is dominated by the effective turn-on time of the computational unit 
and the turn-off time of the logic gates. As the size of network increases, the number 
of logic gates for each computational units increases or there may be practical concerns 
on the need of multi-level logic gates for satisfying the fan-in and fan-out requirements. 
Therefore, the base time for each computational units increases. So this implementation 
platform does not completely reflex the merges of the BRIN. 
8.2.2 Analog Implementation 
A special case of shortest path problems 
The transitive closure has been proposed to solve with analog processing inference 
network as a special case ofshortest path problems [14]. For a n-node undirected graph, 
! the arc cost with connection between node i to node j is ^ ; ^ y . The arc cost of 
1 s 
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.i 
settles, the output of computational unit at Vcon indicates there is no path between 
•| 
1 the nodes. If the output of computational unit is less than Vcon- It indicates that the 
X r 
corresponding nodes is connected. However, if the size of problem increases, j f ^ will 
trend to zero. If we consider more carefully, it will be possible to have a solution with 
the value of connected and unconnected path as 0 and 1 respectively. C. W. Tong has 
not been considered. Therefore, the convergence time depend only the time required to 
drop from Vcon to 0. The result is shown in Fig. 8.1. There is some time delay for the 
output of ff(l, 4), this is mainly due to the time taken for the saturation of operational 
amplifier, the switching of diode. Therefore g( l , 4) cannot converge as same as g( l , 3). 
However, it is very small. If the value of V^ on is reduced, the solution time will reduce. 
Also this modification does not suffer from the problem size. Therefore it is better than 
C. W. Tong,s algorithm. 
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； A special case of maximum spanning tree problems 
I 
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If we consider it more carefully, the transitive closure can be solved with analog 
processing inference network as a special case of a maximum spanning tree problems. 
This has not been investigated previously. It is very interesting that what the behaviour 
of BRIN will be if a different way of implementation is used. Also, it is also a possible 
way for the implementation of BRIN. In next section, the BRIN to solve transitive 
closure as maximum spanning tree problems is discussed. At first, the transitive closure 
problem will be reviewed first. 
8.3 Transitive Closure Problem 
Given an directed graph G = {V,A) with N = |V| nodes, M = |A| arcs, and with a 
cost 0 or 1 associated with each arc (i,j) G A. The arc cost 0 and 1 means there is or 
is not an arc from node i to node j. We wish to find out whether there is a path in G 
from i to j for all vertex pairs i,j G V. The transitive closure of G is defined as the 
graph G' 二 (V, E'), where E' = {{iJ) ： there is a path from vertex i to vertex j in G}. 
In chapter 3, the relation between the bellman equation and the path problem has 
been discussed. The site output Sl^ and unit output g{iJ) for solving the transitive 
closure are provided by 
Si^  = C i k ” � k , j � a n d , 
g{iJ) 二 max S]^ 
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•1 
•3 
i Cik g{kJ) Cjj^g{kJ) min[Q,ff(fe,j)] 
~ T ~ 0 _ 0 — 0 
I ~ T " 1 1 1 
0 0 一 0 — 0 — 
0 1 0 0 
Table 8.1: The same operation of multiplication and minimum 
tional unit, is given by 
""(:，•^ ) = -Xij9(i,f) + Xij max[ ¢^ • g{kJ)； 
dt k 
8.3.1 A special case of maximum spanning tree problem 
Besides this mathematical forms, we found this it can transfer to another forms. Sup-
pose that the arc value Cij is 1 if there is a connection between node i and j. Otherwise, 
the arc value Cij is 0. From the table 8.3.1, it shows that the operation of multiplication 
and minimum is equivalence. Therefore, the site function can be replaced by 
Si'=mm{Cik,g{kJ)} 
Subsequently, the simple first-order non-linear model for each computational unit is 
replaced by 
" " ( ; " ) = - A i j . ^ ( i , j ) + Ai_^  max[ mm[Qk^g{kJ)] 
dt Vfc 
As the linearity of multiplier of analog circuit is low, it may be suitable to transform the 
solution domain. Also the minimizer and maximizer are easy to find and implement. 
The number of transistor required is less than multiplier. So the power and the size 










I Figure 8.2: A 8-cities graph 
i 
I 8.3.2 Analog approach solution for transitive closure problem 
s 
I According to the inference network model, the site and the unit functions are the mini-
‘ mum and maximum building block. Both of them has been discussed previously. With 
潘 
， the multi-source single-destination, the BRIN for 8-nodes transitive closure problem 8.2 
： is implemented as Fig. 8.4. There are 7 computational units. Each computational unit 
I 
1 contains 6 site functions(i.e minimum building block) and one 7-inputs unit output 
5 function(i.e. maximum building block). The output of computational units will be 
！ connected to the input of other computational units. If the output of the computa-
tional unit g ( l , j ) is 1, there is a connection between node 1 to node j. If the output is 
i • 
I 0, there is no connection for this path. 
I The circuit diagram using the common analog integrated circuits of a computational 
.笔 
1 unit is shown in Fig. 8.5. The circuit is tested using the graph 8.2. The result is shown 
\ 
i in Fig 8.3. There is a propagation delay in some computational units. This is mainly 
I due to the delay ofswitching ofdiode inside the maximizer. The convergence ofg(l ,6) is 
i 
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Figure 8.3: Network response 
is about 12/i5, the "(1,6) is started to converge after 12|is later than that of g(l,4). 
Also ff(l, 5) is depended on the unit output of ^(1, 6). Therefore it required 12^5 more 
for the convergence for switching the diode in the maximizer. If the maximizer can be 
replaced and does not required to switch the diode, the performance of the network 
should be improved. 
The results give 
^(1,2) 二 1,^(1,3) = 1,^(1,4) 二 1,^(1,5) 二 1,^(1,6) 二 l ,p(l,7) 二 1,^(1,8) = 0 
Therefore all the connected path are found by simply looking at the unit output func-
tions with 1. Only node 8 does not have any connection between node 1. The other 
are connected to node 1. 
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tion delay for the saturation ofc/(l, N - 1) and so on. Therefore the maximum number 
of propagation delay for iV-nodes directed graph is N-2. Therefore the convergence 
time is bounded by {a + f)){N - 2)fis which a is the time required to switching the 
diode inside the maximizer, and [3 is the time required that the signal passes through 
the number of operational amplifiers. Therefore a + j3 is the computational time for 
each computational unit. 
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Figure 8.4: A complete network for transitive closure of 8-object graph 
8.3.3 Current-mode approach solution for transitive closure problem 
The analog implementation using common integrated circuits has been studies in pre-
vious section. Although it is possible to be one of implementation platform. However, 
the number of transistors and power consumption is more than that of current-mode 
approach. It has been shown in chapter 5. Since the basic building blocks of binary 
I 
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Figure 8.5: A computational unit g(l,2) for transitive closure of 8-object graph 
relation inference network for transitive closure are the same as that of minimax path 
problem, the ratio between the consumption of transistor between voltage-mode and 
current-mode for transitive closure is nearly as same as that of minimax path problem. 
The following is the detail of current-mode approach implementation of binary relation 
inference network for transitive closure. From the result of analog implementation, it is 
possible to apply the model for solving the large size path problem. In order to study 
it more detail using current-mode approach implementation, 3-nodes directed graph 
problem is implemented. 
Site function, unit output function and a completed network 
1 For the site function, a minimum selecting building block is required. In chapter 5, 
i 
the circuit has been studied. It is extracted from winner-take-all circuit. For the unit 
. 
® i 
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output function, a maximum selecting building block is selected. This is constructed 
by the currents addition, subtraction and current mirrors. Due to the finite input and 
output impedance of current mirror, there exists nonlinear error for this circuit. 
After the building blocks are defined, the computational unit can be constructed 
using these building blocks. In addition to the site and unit output function, buffering 
丨 circuits (i.e. current mirror) are included. The current mirror circuit is used to change 
the polarity of current. For the minimizer, the inputs are current in. The input of 
maximizer take current in and out. There is a switch which used to start the process. 
The site and unit output functions in the computational unit are non-increasing func-
.i .| 
j tions. When the network is stabilized, the network cannot be set to the other state. So 
_ 
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connection between the site and unit output functions before it gets going by a switch. 
丨 Using the Caltech's chipmunk [18], the convergence behaviour of a single computa-
tional unit is investigated with different input. As there are offset and non-linear errors 
at the output of maximizer and minimizer. The offsets are compensated by adding a 
constant current source to the output of the minimizer and the maximizer. They are 
258nA and 558nA respectively. 
A complete network with a bus configuration and its circuit for a 3-node direct 
graph problem are shown in Fig. 5.2 and Fig. 8.6 respectively. The network is tested 
with the following data, 
C12 = l,C13 = O,C21 = O,C23=l,C31 = l,C32 = O 
This data set is mapped to match the operating current limits of the network. The 
mapping is defined as follows: 
0 =^ 3 
1 力 1 0 
With a single destination node 1，the converged network outputs after the reverse 
mapping, are 
^ ( l , 2 ) - l , 5 r ( l , 3 ) = l . 
The network response is shown in Fig. 8.7. The graph shows that the input has a 
little bit offset. It is mainly due to the non-linear error. However, we can be easily to 
k 
, observe that the value are different. Suppose that if g[i,fj < 7, g{iJ) 二 0. Otherwise, 
I :t 
I 
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Figure 8.7: The result of 3-nodes problem using current approach 
if g{iJ) > 7, g{iJ) 二 1. Then you can have a clear picture for the binary values. 
Besides, current-mode approach provides a faster way for the convergence. The solution 
time for the 3-nodes problem is only 8ns only. 
8.4 Comparisons between the different forms of imple-
mentation of BRIN for transitive closure 
8.4.1 Convergence Time 
The time complexity of digital implementation is bounded by a[l0g2{N - 1)], which 
a is the basic time for each computational unit. For the analog implementation as a 
special case of shortest path problems, the time complexity is independence of time. 
I The convergence time is bounded by lOms. It depends on the slew rate and operational 
困 range. For the analog implementation as a special case of maximum spanning tree, the 
1 
, 
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time complexity is Ct{N — 2), which Ct is the processing time for each computational 
unit for the binary relation inference network. Also the convergence time depends on the 
slew rate and operational range too. Therefore the fastest implementation platform is 
the analog implementation as a special case of shortest path problems provided that the 
size of problem is large. If the size of problem is small, the computational time is less in 
digital implementation. If the propagation delay of maximizer can be reduced in another 
platform, the convergence time using maximum spanning tree problem approach is equal 
to that of shortest path problem approach. 
8.4.2 Circuit complexity 
Digital implementation only involves the digital operation. Normally, it uses the logic 
gate only. However, it is required to concern about the fan-in and fan-out requirement 
for them. Therefore the circuit requires a modification with adding a current buffer so as 
to solve these problem. For the analog implementation, the increase of size required two 
more operational amplifiers and a few diodes and resistors. Therefore the circuit is not 
complicated when comparing with the digital implementation. Also it does not suffer 
from the fan-in and fan-out requirement problem. Consequently, it is more suitable for 
the large size of problem. Also if both of them are implemented using VLSI technology, 
the circuit complexity will be reduced. However, for the analog implementation of 
shortest path problem approach will suffer from the accuracy problem but may not be 
in that of maximum spanning tree problem approach. If we use the binary relation 
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8.5 Discussion 
Owing to the linearity of the derives, the different forms of implementation of BRIN 
solution for transitive closure is considered. The critical case for shortest path prob-
lem approach is the conjugate of that of maximum spanning tree problem approach. 
Furthermore, it shows that it is possible to implement in analog implementation using 
common integrated circuits and current-mode approach of VLSI implementation. It 
shows that the convergence time is within a few microsecond. For the current-mode 
implementation, the convergence time is within a few nanosecond. Comparing with the 
digital implementation and other ways of implementation, there are competitive advan-
tage in analog implementation. On the other hand, the current-mode implementation 
is beneficial from the size and area. This can provide a basis for the investigation for 
the digital implementation. Also the power consumption is low. However, they are still 




Critical path problems 
9.1 Introduction 
A critical path problem is widely applied for the combination circuits [24, 11], project 
management such as PERT chart, clustering, robotic floor-planning, job scheduling on 
machine cells [29], communication [43], parallel processing, etc. Recently, in the field of 
combinational circuits, the false path problem and critical path problem have received 
growing attention in this few years [38, 25，57, 71]. This is because the explosion 
in the complexity of VLSI chips and electronic systems has made the use of Timing 
Verification tools indispensable. 
Although there are a lot of applications, very few research are focus on the solution 
of critical path problems. Most of the solution are sequential and using the modi-
fied breadth-first search method, and depth-first search method. Also we can negate 
: the edge weights and run the shortest path algorithm [74] to find the solution. The 
broaden applications ofcritical path problem, it is interesting to investigate the parallel 
� 74 
！ 
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algorithm instead of sequential. The binary relation inference network is a parallel syn-
chronize algorithm which has been discussed in Chapter 3. With a modification of the 
binary relation and inference rules, it provides the solutions for the critical path prob-
lems. The problem statement of critical path problem is reviewed with the solution of 
binary relation inference network in the first section. Then the analog implementation 
and current-mode approach for VLSI implementation are discussed in next section. 
9.2 Problem statement and single-destination BRIN so-
lution 
Given a directed acyclic graph G = {V, E) with N = |V| jobs, M = \E\ arcs, and with 
a time taken Cij from job i to job j. Acyclic is a graph with no cycles. A critical path 
is a longest path through the DAG, corresponding to the longest time to perform an 
ordered sequence of jobs. The weight of a critical path is a lower bound on the total 
time to perform all the jobs. 
The relationship between the dynamic equation and the binary relation inference 
network has been discussed in chapter 3. With the single-destination binary relation 
inference network, the site and unit output function required in solving critical path 
problem are given by 
S l ' = {c^k + g { k J ) } (9.1) 
^( i , i ) = max Sl^ (9-2) 
where i, j, k 二 1, 2, •.., N k + i, k + j. Also the first-order non-linear continuous model 
:�• 
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is replaced by 
^ ^ 二 -X^(i,j) + A”, m p [ { c , , + g{kJ)}] (9.3) 
at k 
9.3 Analog implementation 
The site and unit output function require the addition building block and the maximum 
building block respectively. We can implement the building block separately in Fig. 9.1. 
However, there are another simplified circuits. By adding a diode to the output of the 
g(i,l)^ WWV^  
C(l，j)>^ wvvi~>\^ ^^ ^ 
P ^ r ^ J^:^i>f -
p^SAAA^~~i > " ^ W W 1 ^ J ^ ' ^ 
g(i,2) > ^ ^ 
C(2，j)>^wv^>\^^^ 
p W " ^ — j > ^ ' 
P " W W " ~ i i""^WW 1 ^^'^^^ 
I ^ 
f 
— ^ ^^ ^^ ^^ ^^ ^^  ^^^^^^^>~~">g(iJ) 
C(i,j)>-
Figure 9.1: The site and unit output function are separated in a computational unit 
operational amplifier. The addition building block and maximum building block are 
combined together in Fig. 9.3. Since the number ofan operational amplifier is reduced, 
the power consumption, area and size are reduced. For the small size problem, the result 
showed that each computational unit converged at the same time. For the large size 
problem, it shows that some ofthe critical path will update first using the first circuits. 
Also the propagation delay exists because there is propagation delay for the maximizer. 
1 
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g ( i , l ) >wwv^ 
C(l,j)>^wvi-^^^ 
r > ^ 
r ^ W W 4 W W ( • 
g(i,2) > v w w ^ 
C(2,j)>^wvvi-^ ^^ 
� > > " ^ , 
P ^ V W V ^ “ • “ ^ W W ( • 
f 
c(i，j)^  r ^ ; ^ ^ " ~ f \ 
— p ^ ^ ^ ^ JP>^~~>g(U) 
Figure 9.2: The site and unit output function are combined in a computational unit 
The simulation result shows that the addition building block does not have propagation 
delay. When the two inputs were added together, the output of the adder converged 
to the value immediately. However, after it converged, the maximizer was still not 
converged to this level. After the propagation delay, the output of the maximizer could 
reach this value. Therefore we can conclude that the propagation delay is mainly due 
to the maximizer. 
Besides, we discovered that if the building block is implemented separately, some 
of the unit output will change to another state faster. If the building block combines, 
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"• 9.3.1 Separated building block 
I For the case of separated building block, using the graph in Fig. 9.3.1 as input, the result 
;•丨-jr. 
‘‘它 . 
: � is shown in Fig. 9.3.1. The propagation delay of the unit output function of g(l,6) is 
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: Figure 9.3: The network response using separated building block 
tfA 
f due to the switch of the operation of diode of maximizer for the input site function S^ ^ 
i to that of site function S^^ in the maximizer. After the diode is saturated, the output 
^^  . 
“^-t. 
I of site function 5|^ increases from 0.71 to 0.87. As no diode is required to turn off, the 
J propagation delay will not appear. So ^(1,6) will increase si^ltaneously up to 1.39. 
i Then as the switch of the operation of diode of maximizer of the site function 5 f to 
I that of 5 f , the propagation delay is appeared due to turning off the diode for that 
蠢 
I of 515 and turn on the diode for that of 5|\ Consequently, the propagation delay is 
^^¾. 3 
1 mainly due to the switch of the operation of diodes in the maximizer. After adding 
:釁 
' I the saturation guard, the propagation delay is reduced because it speeds up the time 
i| 
i required for turn-off and turn-on of diode. , 麗 
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# 
I I ^ _ - - ^ ^ 4 9 0 
j j 
:丨 Figure 9.4: An seven-cities critical path problem 
1 ； 
9.3.2 Combined building block 
t' • f 
[,•.. 
f , 
i For the case of combined building block, the result is shown in Fig. 9.3.2. It showed 
! 
i that all computational unit start to reach the steady state at the same time. For 
� : . 
； 双(1, 6), it does not similar to that of separated building block to converge early. In the 
separated case, there are storage buffer for the maximizer voltage which is the analog 
> 
:^  adder. The output value of maximizer is stored in the output of the site function for 
I. 
； the saturation of maximizer. However, the combined case does not have such buffer. 
I 
Therefore, "(1,6) will not converge early. All are converged at the same time. Also 
!:) 
the two implementation platforms have same result. However, the convergence time of 
separated building block will have less solution time than that of combined building 
i block. 
For the time complexity, as there are propagation delay which comes from the 
I 
switching of diode inside the maximizer, it can be bounded by (a + /3) {N — 2), which a 
'I 
1 
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Figure 9.5: The network response using combined building block 
is the time taken for the switching ofdiode inside the maximizer and [3 is the processing 
time for the passed operational amplifiers. 
9.4 Current-mode approach 
9.4.1 Site function, unit output function and a completed network 
The site function required addition building block. As the addition of current is simply 
to connect the two inputs with same parity, it can implement as Fig. 9.4.1. However, 
the output impedance is affected by the input impedance of maximizer. Therefore, 
current mirror is added to isolate them and is shown in Fig. 9.4.1. However, in chapter 5， 
we have discussed that there exists nonlinear error in the output of current mirror. As 
a result, this error will introduce to the network. Some of the error can be compensated 
by adding a bias current with 127nA. 
i 









Figure 9.6: A simple current addition 
11 
V d d 
V T " " ~ 1 
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Figure 9.7: A modified circuit for the current addition 
The unit output function requires maximum building block and is discussed in 
chapter 5 too. However, the offset error is different. This is mainly due to the input 
impedance of the adder. Therefore it is compensated by adding a constant current 
367nA to the output of the maximizer. 
After the selecting building block defined, a completed network with 3-node problem 
are constructed, shown in Fig. 9.4.1 and tested using Caltech Chipmunk [18]. The 
circuit is tested using the following data: 
Ci2 = 3, Ci3 = 3.5, C23 = 6. 
^ 
The network response is shown in Fig. 9.4.1. With a single-destination nodel, after the 
i ‘ 
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network was converted, the output of each unit function is 
I ^(l,2) = 3,^(l,3) = 9 
I 
i 
.Therefore , the output with the range between 2^A and 13fiA have higher linearity. 
Computational Unit 
f~~ site functira(Addition) | v d 1 
广 V d I I I 
T _ _ . I 1 L - V I 
C23>|"| '^ 1 I I p f 1^ I 
0"f""C I I < ‘ • ~ L 
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Figure 9.8: A circuit for the completed network of critical path problem 
Also if the input is less than 2^iA, it will have higher error. Also the output is greater 
；  
i than 13pA, it will have lower accuracy. Therefore the critical value of path from node i 
.S 
] to j should be bounded by 13/iA and the input should be above 2^J,A. Consequently, the 
'S 
i 
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Figure 9.9: The unit output using current-mode approach for critical path problem 
non-linear error does affect the result. Therefore a small error exists after it converges. 
It is shown in table 9.1. 
Besides, after the circuit start, it need about 6ns for the switching of the value from 
Qi3 to 513. Therefore the analog approach and current-mode approach also suffer from 
the propagation delay. However, the propagation delay of current-mode approach is 
much less than that of analog approach. AS they have similar building block, they have 
the similar properties. On the other hand, the convergence time does gain. It required 
only 15ns for a 3-cities problem. When we compare with the analog implementation, 
it is much faster. 
9.5 Conclusion 
i The binary relation inference network can apply to the critical path problem. However, 
j 
I 
‘ a positive feedback loop will cause the network unstable. For the analog implementa-
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j 
j Table 9.1: Testing the circuit usin^ different arc costs 
I The input of the site The unit output in The expected unit output 
I in initial state steady state in steady state 
I Ci2 C13| C ^ ~ ~ "(1，2) "(1，3) gt(l,2) ^t(l,3) 
4.0 4.0 “ 4.0 1.000 8.000 4.0 8.0 
~~4^~~4.0 4.5 — 4.524 “ 9.056 “ 4.5 ~ ~ 9.0 
" ^ 0 “ “ 4 . 0 4.5 — 3.998 8.514 “ 4.0 — 8.5 — 
1.0 2.0 一 4.5 Z O : Z g g _ _ _ A l L _ ^ : 2 _ Z 5.5 
^ “ “ 2 . 0 4.5 — 1.870 - 6.298 “ 2.0 — 6.5 — 
_ ^ J ^ ^ _ J j _ ] j j ^ _ g j g ; ^ _ 3.0 7.0 
I ^ I I ^ _ i Q _ Z M Z g _ _ _ _ ^ . 4 5 1 — 3.5 7.5 
3.5 2.0 一 4.0 3 M Z g _ _ Z d ^ ^ _ ^ j ^ 7.5 
4.0 6.0 — 2.0 ~ 4 M 0 ~ 5.919 ~ ~ 4.0 6.0 
T 5 “ “ 7 . 0 2.0 — 4.010 6.922 — 4.0 7.0 
^ “ “ 7 . 0 _ _ _ 7 ^ 0 ^ 3.987 11.056 4.0 11.0 
" ^ Z ^ _ J A _ I I ^ M ^ ^ j : 2 ^ ^ - 6 . 5 . 13.0 一 
6.5 _ j ^ " _ _ 7 . 0 6.592 1 3 . 4 ^ ~ 6.5 13.5 
7.0 I 5.0 7.0 II 7.108 13.756 7.0 14.0 
tion, the combined building block has lower power consumption but lower convergence 
time. Also we can concluded that the converge time is bounded by Ct{N - 2), which 
C^ is the processing time for each computational unit. For the current-mode approach, 
it shows that the precision ofthe circuitis our concern. The non-linear error of current 
mirror and maximizer should be compensated. Therefore the introduction of neuro-
connectionist network which is discussed in Chapter 7 is necessary. Furthermore, the 
time complexity is similar to that of analog implementation. Both of them are suffered 
















10.1 Summary of Achievements 
The BRIN provides a platform for implementing analog or digital processing networks 
in many opimization problems. For a path problem, there are a lot of implementation 
forms. Different forms will have different convergence behaviour. The regular pattern 
for the self-contained computational units of the network provides a easy way for the 
implementation. However, the complexity of each computational unit increases with 
respect to the increase of problem size.- Therefore using commercial analog integrated 
circuits to implement the network is not the best implementation platform of BRIN. 
However, it is a good prototype during the development cycle. On the contrast, the 
VLSI implementation is the best implementation platform. The small size, small area, 
lower power consumption of network provides a relatively advantage for the VLSI im-
plementation. However, it suffers from the precision. 
This thesis investigates the possibility implementation of BRIN solutions using com-





CHAPTER 10. CONCLUSIONS 86 
problems. For each computational unit, it contains site and unit output function. Those 
can be treated as the building blocks - maximizer, minimizer, adder and multiplier. 
Also the connection between computational units are regular. Due to the propaga-
tion delay of the building blocks, it shows that the convergence time is bounded by 
Ct{N - 2)|is for analog implementation where Ct is the processing time for each com-
putational unit. Similarly, with the similar building block, the convergence time for 
VLSI implementation is better than that of commercial analog integrated circuit. 
As the CMOS transistor takes advantage on the implementation using current-mode 
approach, the voltage-mode approach has been replaced by the current-mode approach. 
It has been shown that the current mode implementation is possible. However, the 
existing building block has offset and non-linear error which cannot be neglected. The 
offset error can simply compensated by adding a constant current source to the output of 
maximizer, minimizer and adder. As the non-linear error concerns, the neural network 
compensation is introduced. 
For this neuro-connectionist network, a three types of model have been analysed. 
The experimental results show that the best model is the output deviation of the 
practical and theoretical output of each computational unit. Also, after using the 
different types of neural network, it finds that radical basis function network provides 
a faster and accurate result. The error can be actually compensated. 
As the neural network compensation are only based on the Matlab simulation, it 
may not be practical. Therefore, a ten-node path problem has been implemented using 
commercial analog IC. INTEL 80170NX ETANN chip is used to replace that of Matlab 
j s imulat ion. The experimental results show that there is signification for the reduction 
of error for the circuit. Also, the convergence time does not affect. So this neuro-
1 
I 
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connectionist network is very useful for obtaining more accurate results of BRIN for 
general path problems • 
i 
! In order to investigate the neuro-connectionist network more detail for other path 
i 
problems, transitive closure problems and critical path problems have been studied. 
For transitive closure problems, we find that there are many forms of implementation 
of BRIN solution for transitive closure. For the shortest path problem approach, they 
can converge within a few microsecond. Although there are propagation delay for the 
minimizer, it is only within lfis. Therefore it does not affect the solution time too much. 
For the maxmin spanning tree problem approach, due to the large propagation delay 
of the maximizer, the solution time is bounded by Ct{N — 2). Therefore, for the same 
size path problem, the solution time of shortest path solution is better than that of 
maxmin spanning tree solution. It concludes that different forms of implementation of 
： BRIN for transitive closure problems will have different convergence behaviour. Also the 
convergence time is depended on the operation of the building block. If the propagation 
delay after passing precision of the output. So neural network compensation is useless 
for this problem. 
j Besides, we also investigate the BRIN solution for the critical path problems. As 
.| 
the building block involves maximum operation, the propagation delay also exists inside 
: the maximizer. Therefore the time complexity is bounded by Ct(N — 2). Besides, the 
I combined building block approach reduces the number of components used but loses 
at the convergence time. Also the VLSI implementation still suffers from the accuracy. 
Therefore the introduction of neuro-connectionist network is very useful for the BRIN 
solution of this path problem. 
j 
, ' f -
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I 10.2 Future development 
! I I 
i •) j 
10.2.1 Application for financial problems 
It seems that the critical path solution can apply for the exchange rate problem. The 
exchange rate problem is defined below: 
Ifwe want to exchange a currency A to currency B, we can have a lot ofpath. Also 
we can have a gain during the indirected exchange. The exchange rate problem is to 
find the solution path which has the maximum gain during the exchange. 
It is very similar to the critical path problem. The operation of exchange rate prob-
lem on the arc is multiplication. If the arcs have taking logarithm, the operation will 
transfer to addition. The problem will transfer to the critical path problem. However, 
the transformation should be carefully studied. Although it is a critical path problem. 
It is not a direct acyclic graph critical path problem. Therefore, it will have a positive 
cycle exists. The network is diverged. Consequently, the BRIN does not have a solution 
for this problem. 
10.2.2 Fabrication of VLSI Implementation 
The VLSI implementation consider only a small network. Also, the building block 
\ have non-linear error. Therefore in order to investigate the practical performance of 
i 
:| VLSI implementation, it is necessary to fabricate a chips with a large problem size. 
Therefore we can be carefully studied the actual effect on the non-linear error of each 
； building block. Furthermore, the effective and feasibility of the large size problem of 
i 
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I i 
10.2.3 Actual prototyping of Analog Integrated Circuits for critical 
path and transitive closure problems 
The actual prototypes using commercial integrated circuits for critical path problem 
and transitive closure have not been implemented. The convergence behaviours and the 
accuracy ofthose network are estimated based on the PSPICE simulation. The practical 
behaviours should be deeply investigated when the actual prototypes are existed. 
10.2.4 Other implementation platform 
In chapter 1, we have discussed that optical implementation provides the fastest im-
plementation platforms for existing network. Therefore, if a fast network is required, 
this implementation platform can provide a fast way for the network. However, the 
low accuracy will be our concerns. Also this should be based on the requirement of the 
future development of the BRIN. If it is applied for the financial applications, a fast 
convergence time will be a benefit for the investment or predication. 
10.2.5 On-line update of routing table inside the router for network 
communication using BRIN 
There is a routing table inside the router to record the distance and connectionless 
between two computer networks. As there is a lot of computer networks in the world, 
it is very difficult to obtain the minimum distance between two computer networks on-
line. Therefore, the router will record time taken and the routing after each message 
send from one side of computer networks to the other side of computer networks. In 
;,i j 
\ order to optimize the path between all computer networks, the router is required to 
i 
•3 
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consuming, the path cannot update using on-line system. Consequently, although the 
information is obtained early, the message is also sent out using the non-optimal path. If 
the BRIN is used for the reconfiguration, the routing table can be updated in real-time. 
Consequently, the efficient of the network and the utility of the channel are increased. 
10.2.6 Other BRIN's applications 
It is very interesting that the inference network can solve the different path problems 
like the shortest path problem, transitive closure problem, the minimum spanning tree 
problem, the minimax path problem and critical path problem with different settings. 
With a simple modification, the network can apply for many different constraints prob-
lems. The minimax path problem, transitive closure problem and critical path problem 
has been investigated in this thesis. However, other possible applications that would 
benefit form the inference network solutions too. For examples, the reliable path prob-
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